The estimation of signal stable ranges in a combinational circuit is very critical for determining clock time in a synchronous system. How to determine an optimal clocking period highly depends on the accuracy of the estimated shortest path length as well as the estimated longest path length in a combinational circuit. In this paper, a sensitization criterion for short paths is rst proposed. Based on this sensitization criterion, an approach to calculating signal stable ranges is developed. The proposed approach allows the output stable range of a gate to be the union of the stable ranges of its input-leads in some cases. An e cient algorithm called LS-algorithm based on the proposed approach and Best-First Search is implemented. The experimental results obtained indicate the stable ranges generated by the LS-algorithm is more accurate than those produced by several previous approaches.
Introduction
More accurate timing analysis tools are required in order to design faster digital systems. For example, minimizing clock period in a synchronous system is very critical for improving the circuit performance. In several previous approaches 9, 6, 2, 5, 10] , it has been shown that the determination of an optimal clocking period highly depends on the accuracies of the estimated longest path length and shortest path length in a combinational circuit. Suppose that an input vector IV 1 is stable during the time interval t; T] at the primary inputs (PI). We would like to determine the time interval for the stable signals appearing at the primary outputs (PO) so that the clock b can be determined accordingly.
The clock a changes input vectors at PI periodically. When an input vector IV 1 replaces the previous one and becomes stable at time t, it keeps the signal stable until time T when the next input vector IV 2 is latched. Over all possible input vectors, we de ne Stable Range(SR) at lead e in circuit C as a time interval a; b] where a is the latest time of a signal becoming stable at e and b is the earliest time of a stable signal becoming unstable at lead e. The calculation of SR at primary outputs PO of circuit C is important for determining the clock b .
In order to properly latch the stable signal at PO into synchronizer B, the clock b should arrive within this stable range SR. If we have a more precise estimation on SR, then we will have more freedom for setting the clock b to get higher performance. The estimated value of SR must satisfy two conditions. First, it must be correct. That is, the signal at PO should always be stable within this time interval no matter what input vector IV is imposed on PI. Secondly, it must be accurate. That is, the bigger the range, the better the possible circuit performance. In a general sequential circuit, several clocks may be used to control di erent primary inputs (outputs). For the sake of simplicity, we rst assume that the SRs at all the primary inputs of circuit C are the same and equal to some interval t; T]. Later, it will be generalized to the case where the SR at each PI i may be di erent and will be denoted by t i ; T i ].
When input vector IV 1 becomes stable from time t at PI, it propagates along all the possible paths and arrives at PO. Intuitively, to get stable signals at PO, the maximum delay time must be equal to the longest path length under IV 1 . Later, when a new input vector IV 2 is latched at time T, the new signal at PO coming along the shortest path from PI under IV 2 will be the earliest one to make the previous output (under IV 1 ) unstable. Therefore, the time interval of the stable signal at PO under IV 1 is determined by both L and S, where L (S) is the length of the longest (shortest) path in circuit C under IV 1 (IV 2 ). The SR at PO is t + L; T + S]. If t; T] is the SR at PI, then we assume the interval t; T] is big enough so that a signal at any lead can always have enough time to keep stable in any possible case. Figure 2 illustrates the requirements for the correct operation of positive level-sensitive latches (negative edge-triggered ip-ops). The falling-edge (triggered-edge) of clock b at PO should not violate the constraints of setup-time and hold-time 9]. To compare the performances among the di erent approaches to calculating the longest path length (L) and the shortest path length (S), we use the notation SR (L;S) to represent the corresponding stable range t + L; T + S]. Obviously, the more accurate the stable range SR (L;S) is, the bigger the available range for adjustment of the clock b will be.
The exact length of L (S), denoted by L E (S E ), can be calculated by using exhaustive simulationfor all possible input vectors, although the running time will then be exponentially dependent on the size of the circuit. However, the SR computed by the exhaustive-approach, SR (L E ;S E ) , can be used as a yardstick for measuring correctness and accuracy of the result obtained by any approximate approach.
The simplest way to calculate the SR is to approximate L (S) as L ) can be computed easily once the circuit graph is created. Most previously published results on optimal clocking 9, 6, 5, 10] adopted this static-approach. In the static-approach, the functionality of a circuit is completely ignored, and the arrival time of a signal is calculated with the assumption that this signal propagates over all the paths which are statically connected to it. Clearly, SR ( 
However, the static-approach is usually too conservative because some statically longest path may never be activated by any given input vector. Brand and Iyengar proposed a functional timing analysis 3] to discover these un-sensitizable paths which are called false paths. Using their approach, we implemented an algorithm called InterSection-algorithm (IS-algorithm) to compute the stable ranges. Note that the output SR of a gate is simply the intersection of the SRs at its input-leads, provided that we take the time interval 
. Therefore, the signal stable range SR (L I ;S I ) obtained by the IS-algorithm will be more accurate than the range obtained by the static-approach. That is, SR (L E ;S E ) SR (L I ;S I ) SR (L S ;S S ) .
The path sensitization criteria proposed in several recent papers 8, 4, 7] have further improved the accuracy of the estimated longest sensitizable path delay. However, they did not discuss the calculation of the shortest path delay. In this paper we study the sensitization criterion for the shortest path which also a ects the stable range at PO. In addition, we noticed that the SR at an output-lead of gate g is not required to be always an intersection of the SRs at its input-leads. Considering the possible case where the output SR could be the union of the inputs', we can expect to get more precise results. Finally, we try to avoid the exhaustive trace of all possible paths in a circuit which is too time-consuming to complete for large real designs.
Based on a xed delay model in which the delay for each component of a circuit has to be a speci ed value, we present a simulation point of view on the calculation of the SR at a gate g in the next section. Then, we base on a more practical delay model, a bounded delay model in which the delay of a component is bounded by a maximum and a minimum value, and propose a sensitization criterion for the shortest (S) path as well as for the longest (L) path in Section 3. The SR obtained by our LS-algorithm, represented by SR (L;S) , is in between the result of exhaustive-approach and the result of the IS-algorithm. That is, SR (L E ;S E ) SR (L;S) SR (L I ;S I ) . In Section 4, we introduce an algorithm for the calculation of SR based on our long (short) path sensitization criteria. This algorithm can also be generalized into the case where the stable ranges at di erent primary inputs may not be the same. Some experimental results and conclusions are given in Sections 5 and 6 respectively.
Signal Stable Range at the Output of A Gate
From the viewpoint of simulation at a gate g, the signal SR at its output-lead can be determined by the function of this gate and the stable ranges at all its input-leads if they are known. The function of a gate determines what its controlling (non?controlling) value is. A controlling (non-controlling) value of gate g is denoted as the value C(g) ( C(g)), such that when assumed by one (all) of its input-leads, its output value can also be decided. For example, if the function of g is AND, then C(g) is \0" because the value \0" for at least one input of an AND gate will dominate to output a "0". Only when all of its inputs have a value of \1", will the output be \1". Therefore, C(g) is \1".
Suppose that an input vector IV is imposed on PI and the delay of gate g equals to some xed value d. Also let the stable range at each input i of gate g be SR ]), will be determined by the value v i at each input i as shown in Figure 3 .
In one case when all its m input-leads have non-controlling values, i.e., v i = C(g) for (1 i m), the output signal will not be stable until the latest stable one arrives at its input. For the same reason, the output signal will become unstable as soon as the earliest non-controlling signal becomes unstable among its inputs. Equations (1) In the other case when some of its input-leads has a controlling value, the output signal will be stable as soon as the earliest controlling signal arrives at its input. For the same reason, the output signal will remain stable as long as any stable controlling signal is not 
The union operation in Equation (2) . This may complicate the representation of SR and make the following path-oriented approach infeasible. Fortunately, by adopting a reasonable assumption from a practical viewpoint, SR can then be guaranteed to be a single interval.
Theorem 1 (Su cient Condition for An Integral SR) There will be no gap between a pair SR i and SR j which are computed by Equations (1) and (2) Proof Let a; b] be the SR at gate g's output computed from Equations (1) and (2). We rst prove that we can always nd a path from PI to gate g which has the length of a ? t, as well as a path which has the length of b ? T. When g is at level 0, i.e., g is PI and a = t, b = T, the path is just g itself and its length is 0. Inductively, suppose that the path exists when g is at a level less than k, for a k > 0. This is just the case for the SR at each input-lead of g when g is at level k. From Equations (1) and (2) For example, the only possible stable signal at leads e and f in Figure 5 is \0" no matter what is imposed on PI. First, let the stable range at PI be 0; 4]. Using Equations (1) and (2), we can get SR e = 6; 7] and SR f = 4; 5]. Both are the intervals with control value \0" for g 3 , and the resulting SR at PO consists of two disjoint intervals. If we enlarge the stable range at PI to 0; 6] which is bigger than the maximum di erence between the longest and shortest statical path lengths at PO, then SR e = 6; 9] and SR f = 4; 7] overlap. Thus, SR P O = 5; 10] becomes a single interval, where 5 (=5-0) is the length of path fPI c f POg and 4 (=10-6) is the length of path fPI b e POg. , is determined by the earliest unstable time of non-controlling input signals when no input-lead has any controlling signal; otherwise, it is determined by the latest unstable time of controlling input signal(s). These leads which dominate the stable or unstable time of output form the sensitizable longest or shortest paths. The longest (shortest) path length obtained by Equations (1'), (2') and (3) ) for any gate g connected directly to PO, where t; T] is the stable range at PI.
Sensitization Criterion for Short (Long) Paths
Based on the analysis for the SR at a single gate, we can discover the conditions under which some input signals dominate the stable range of the output signal. If we trace along all these dominating input-leads, called on-inputs (the other inputs are called side-inputs), we can nd the sensitizable paths from primary inputs to primary outputs. The principles of setting these corresponding conditions, which make the signals of the on-inputs to dominate the output, are called path sensitization criteria. Equations (1') and (2') de ne a path sensitization criterion for the delay of each gate (lead) in a design assumed to be of a xed value. In practice, it is impossible to specify the exact delay value for each component in the circuit because the real delay value depends not only on the design, but also the manufacturing process and its operational environment. Thus, the circuit in hand should be considered as representing a family of circuits which have the same topology and functionality, but di erent timing delays upper (lower)-bounded by some maximum (minimum) value.
Assume e o is an on-input of gate g and (v o ; t o ) is the signal at e o , where v o denotes the value of the signal (\1"/\0"), and t o denotes its stable (unstable) time. The path sensitization conditions at each gate g along the considered path are dependent on the signals (v i ; t i ) at each side-input e i of g.
The longest path length determines the beginning point a of the output stable range a; b]. This is because the output signal will not become stable until the input signal from PI along the longest sensitizable path reaches its destination PO.
The long path sensitization criteria have been studied before 8, 4, 7] . All of them are correct, i.e., the critical path length will never be underestimated, and they are also robust, i.e., the correctness is guaranteed even in the slowest one of the circuit family in which the delay of each component is upper-bounded by a possible maximum value. Equation (4) 
As has been shown in 4], the slowest circuit in the circuit family is the one in which each component assumes its upper-bounded delay value. When v 0 = C(g) in Equation (4), t 0 must be the earliest one among these stable times t i of side-inputs with value C(g) at the same gate g. It is equivalent to a IV in Equation (2'). When v 0 = C(g), Equation (4) only requires all side-inputs with value C(g). In other words, the requirement in Equation (4) is looser than that in Equation (1'). Any path which is long sensitizable according to (1') and (2') must also be sensitizable according to (4) . Therefore, the longest sensitizable path length (L) obtained from Equation (4) is at least as long as the L E obtained from (1') and (2'). Now we are going to focus on what the sensitization criterion for short path should be. The length of the sensitizable shortest path determines the ending point of the stable range at PO, i.e., b in a; b]. When the original signal is withdrawn at PI, the earliest change which happens at PO will be the signal along the shortest sensitizable path. At worst, the stable range will be over as soon as some change comes along the shortest path.
When a short path is under consideration, the delay of each component in a design is lower-bounded by a minimum value. To make a short path sensitizable, each gate g along the path should satisfy the following conditions. In the rst case, all the side-input signals of g must have the non-controlling value C(g) which comes along a longer distance than the non-controlling signal at the on-input does. This means that the non-controlling signal at the on-input must be the earliest one taken away. In the second case, when the on-input has a controlling signal, the signal at each side-input must have either a non-controlling value or a controlling value which comes along some shorter distance than the on-path signal does. Since the controlling signal at the on-input will be the last one taken away, only it can change the output value. Combined with the requirement of robustness 8] in the lower-bounded delay model, the conditions (v i ; t i ) at each side-input e i must satisfy Equation (5) 
Theorem 2 (Correctness of the Shortest Path Sensitization Criterion) By using the minimum value in the bounded delay model, Equation (5) is a correct shortest path sensitization criterion.
Proof >From the viewpoint of simulation, the fastest circuit, denoted by F, in its family is the one with a lower-bounded value as each component's delay. It needs to show that for each sensitizable path P in any member M of the circuit family, there must exist a path Q in this fastest circuit F such that Q is at most as short as P and Q will be claimed by (5) as a sensitizable path. There are two cases.
Case i) Each component along P in M assumes the lower bound as its delay value.
If we reduce the all side-inputs to their lower-bound delay values, this will not change its sensitizability condition in (5). P will still be sensitizable in circuit F. Therefore, there does exist a Q in F and it is P itself.
Case ii) Not every component along P in M assumes its lower bound delay value. If the corresponding path P in circuit F is still sensitizable, then we already nd Q. If P becomes un-sensitizable in F, this occurs only when both the on-input e o and the side-input e i have controlling values at some gate with timing t 0 o t 0 i in M and with t o < t i in F. As shown in Figure 6 , we select a gate g which is the nearest one to PO and has the above property. We can de ne Q in F as a path such that it passes through the lead e i with delay t i and travels the same partial path as P from g to PO. Then Q becomes sensitizable in F according Equation (5) . The length of Q in F is not longer than the length of P in M because of
Consider the example in Figure 5 and observe that the original value \0" be withdrawn at PI. Let (e; v; t) represent the event that signal v becomes unstable after time t at lead e. Then, we have (a; \0"; 4), (b; \1"; 1), (c; \1"; 3) and (d; \0"; 0). At AND gate g 2 , input d which has a controlling value dominates the unstable time at f : (f; \0"; 1). For the same reason, lead e is controlled by lead h : (e; \0"; 3). Since both inputs (e and f) of gate g 3 have controlling value \0", the output PO should depend on the latest unstable one, i.e. time 3 at lead e. Thus, we have (PO; \0"; 4). Using the same method, we can get (PO; \0"; 7) by assuming initially a \1" at lead PI. Therefore, the shortest sensitizable path is fPI h e POg and its length is 4. The result is more accurate than the statical path length (i.e., 2).
LS-Algorithm for Stable Ranges
Based on the de nition of the longest (shortest) sensitizable path in the last section, the LS-algorithm intends to use the Best-First-Search (BFS) principle and to trace the paths one by one until it nds out the length of the shortest path as well as the longest one in a circuit. Then the SR ( a; b]) at PO is easily computed as a = t + L and b = T + S, where t; T] is the SR at PI and L (S) is the length of the longest (shortest) sensitizable path. Here, we only discuss the details about nding the shortest sensitizable path, since a critical (longest) path algorithm has been proposed in 7].
The BFS approach for the shortest sensitizable path for a given PO i visits shorter paths before visiting longer ones. For this purpose, a dummy gate called sink is created and connected to all POs. The delay on the newly created lead between the sink and each PO is assigned with a value "1" except for the lead connected to the PO i which is currently under investigation. This lead is assigned with a delay value equals to 0. All paths that can reach PO i will be traced rst in the BFS approach because the paths passing through PO j (j 6 = i) have a length "1" to the sink. This forces the LS-algorithm to automatically focus on the input-cone of the particular PO i beginning from PI. At each gate, the fanoutleads are sorted in non-decreasing sequence according to their minimum delay values to the sink. When BFS traces paths beginning from PI, it always rst visits the lead which will potentially expand towards the sink along the shortest possible path. Also, BFS can easily shift to the next shortest possible one in the sorted link-lists, if the current path is blocked (unsensitizable) somewhere before reaching the sink.
Each lead e in the circuit assumes an unstable range e; t 0 ; t 1 ], which means that the unstable time of signal i (i = \0"=\1") at lead e must not be later than t i . The initial unstable range at each lead e is e; 1; 1]. Later, it will be constrained more as the sensitization requirements are added. After initializing the above steps, the LS-algorithm sets the conditions (called events) along the given path according to Equation (5), propagates these events forward and backward based on the functionality of each gate, merges with the existing unstable range at the same lead and checks their consistency.
In order to sensitize a given path fPI e In order to make the on-input event (e o ; v; t) dominate the output of g based on the short path sensitization criterion (Equation (5)), the event at each side-input e i of g should match Equation (7).
( (e i ; C(g); ?1) if v = C(g) and t > ?1, or (e i ; C(g); t) if v = C(g) .
When a new event for on-input and side-inputs of each gate along the given path are set, they need to be propagated both forward and backward. This is similar to the long path sensitization case 7] . While an event (e; v; t e v ) is forced at e, a new range of unstable times is the intersection of event (e; v; t e v ) and the original range e; t 0 ; t 1 ] as whown by Equation (8) . 
When t v (v = \0"=\1") in range e; t 0 ; t 1 ] is shorter than the minimum statical distance from any PI to lead e, it means that no input vector can activate the event (e; v; t e v ), so we set t v = ?1 in range e; t 0 ; t 1 ]. Furthermore, the range e; ?1; ?1], representing that neither \0" nor \1" can be assigned to e, is called an inconsistency.
The algorithm needs two rounds to discover a short false path. The rst round imposes events (PI,\0",0) and (PI,\1",?1) at the beginning of the given path. To make the events pass through the current gate and propagate to the next gate g along the path, new events at the on-input and side-inputs of g are generated according to Equations (6) and (7) . When an event occurs (is forced) at a lead, it is put into a queue for later processing and further propagating. If the queue of a lead is not empty, the event at the front of the queue is picked, the unstable time of the corresponding lead is rst modi ed according to Equation (8) , and then, the forward implication and backward justi cation for this event are carried out. Several more events for its adjacent leads may be generated. If no inconsistency occurs after all events in the queue are processed, the path is considered to be sensitizable. If an inconsistency occurs, the second round will start with the di erent events (PI,\0",?1) and (PI,\1",0) and the above procedure is repeated. When both rounds are found to be inconsistent, the current path is not sensitizable.
In the circuit example of Figure 5 , both maximum and minimum delays for each gate are speci ed by the same value for the sake of brevity. The statical longest and shortest lengths are L S = 7 (path fPI a e POg) and S S = 2 (path fPI d f POg) respectively.
When the LS-algorithm is applied, the above two paths are found to be false paths. The more accurate delays are : L = 5 (path fPI c f POg) and S = 4 (path fPI b e POg).
In the IS-algorithm, the results depend on the visited order of input-leads at each gate. If the order is "max-delay-from-PI rst", L we transfer the original circuit into a new graph. In this new graph, a dummy source node which connects to each PI i is created. Also, double leads are used for each connection between source and PI i . Their delay values are t i and T i respectively (t i < T i ). Assume that each PI i is a special gate which takes both logic "1" and "0" as its controlling values. According to our long path sensitization criterion, it will choose lead t i only, since lead T i is blocked by earlier C(PI). Then the sum of t i and the original longest sensitizable path length L can determine the beginning time of SR P O . Similarly, since lead t i is blocked by longer signal C(PI) at lead T i based on the short path sensitization criterion, only lead T i will be chosen in searching for the shortest sensitizable path. By the same way, S is calculated as the ending time of SR P O . Figure 8 illustrates the dummy source node and dummy sink node, their connections with PIs and POs, and the delay values for these newly created leads. After the transformation, the input signal stable ranges at all the primary inputs become the same, i.e., 0; 0], and the su cient condition that ensures L; S] as the output SR at PO i is :
) is the static longest (shortest) distance from dummy source passing through any t j (T j ) to PO i .
Experimental Results
The LS-algorithm was implemented in C on a SUN workstation. For the purpose of comparison, three variations of the IS-algorithm were also implemented. Based on di erent orderings of the input leads at each gate, they are \long rst", \short rst" and \random ordering". Each of them was applied to the ISCAS benchmark circuits. The rst part of Table 2 shows the characteristics of benchmark circuits including the numbers of gates, leads and primary outputs.
The second part of Table 2 : Characteristics of benchmark circuits and run times range at each PO. It shows that the LS-algorithm requires less time than the three variations of the IS-algorithm in most of the cases. For example, the LS-algorithm is about 70 times faster than the IS-algorithm for c1355. This is due to the fact that the LS-algorithm can avoid the exhaustive search and only needs to search for the longest (shortest) sensitizable path by using the BFS approach. The original IS-algorithm proposed in 3] uses recursive calls and the sensitization conditions along all traced partial paths must be maintained for later use. This is too space consuming to be implemented. Therefore, we implemented the three variations of the IS-algorithm based on a depth-rst approach. The paths are traced one by one and the stable range of each lead along the path is also updated one by one. A similar approach used in 1]. Every time the algorithm shifts to trace to a new path baed on the depth -rst approach. The new path always shares a big portion of the path (i.e., a partial path from PO) with the previous one such that most of the conditions were used before can be preserved and reused. Since the algorithm still has to trace all the possible paths, the required CPU time may still be longer. The "short-rst" IS algorithm failed to complete the c3540 and all three variations failed to complete the c6288. For c1908 the LS-algorithm takes more CPU time. However, the improvement of the results is also bigger (see Table 3 ). In the cases of c432, c499, c880 and c1355, both the IS-and LS-algorithms produce the same longest (shortest) path lengths. In fact they are just the same as the lengths Table 3 : one is the total improvement (in terms of the delay in nano-seconds) of the stable ranges for all the POs ; the other is the number of POs with their stable ranges improved. The results obtained by the LS-algorithm show more improvement than those obtained by the IS-algorithms. The LS-algorithm was also able to complete c6288 and none of the IS-algorithm was able to do so. In these benchmark circuits, the improvement of the stable ranges is mostly due to the improvement of the longest sensitizable paths. The reason is clear that long paths are more likely to be false. However, it is still possible that the sensitization of short paths will also contribute to the accuracy improvement of the stable ranges as demonstrated in c6288. We have observed that the SR at one of the primary output in c6288 is improved due to the sensitization checking for short paths. We believe that the short path sensitization discussed in this paper may become more important as the designs are becoming larger and larger.
Conclusion
The estimation of signal stable ranges in a combinational circuit is very critical for setting clock time in a synchronous system. It has been shown that the determination of an optimal clocking period highly depends on the accuracy of the estimated longest and shortest path lengths in a combinational circuit 9, 6, 2, 5, 10].
In the past most of the e ort on timing analysis has been concentrated on path sensitization criteria for long paths. The sensitization of short paths was largely ignored. In this paper, a sensitization criterion for the short paths is rst de ned. Combined with the improved sensitization criterion for the long paths 7], a new path-oriented approach, the LS-algorithm, for calculating signal stable ranges is proposed. In the LS-algorithm, two phases are used to nd a beginning point and an ending point of stable ranges for each primary output. The proposed approach is also di erent from the previously proposed approach 3] in where the stable range at the output of a gate is always the intersection of the stable ranges at its input-leads. In the proposed approach the stable range at the output of a gate may be the union of the stable ranges at its input-leads. Due to such possibilities the accuracy of the stable range may be improved. This has been con rmed by the experimental results obtained.
